aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorths <ths@c046a42c-6fe2-441c-8c8c-71466251a162>2007-07-11 22:45:45 +0000
committerths <ths@c046a42c-6fe2-441c-8c8c-71466251a162>2007-07-11 22:45:45 +0000
commitbb433bef5ad177ff95c2c18afe4957bd987687be (patch)
tree179481282653755c42312b5f894717f38d1a7a7a /hw/gt64xxx.c
parentSpelling fix, spotted by Stefan Weil. (diff)
downloadqemu-kvm-bb433bef5ad177ff95c2c18afe4957bd987687be.tar.gz
qemu-kvm-bb433bef5ad177ff95c2c18afe4957bd987687be.tar.bz2
qemu-kvm-bb433bef5ad177ff95c2c18afe4957bd987687be.zip
Remove superfluous gt64xxx_pci_mapping calls.
git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@3064 c046a42c-6fe2-441c-8c8c-71466251a162
Diffstat (limited to 'hw/gt64xxx.c')
-rw-r--r--hw/gt64xxx.c10
1 files changed, 3 insertions, 7 deletions
diff --git a/hw/gt64xxx.c b/hw/gt64xxx.c
index d9f629647..b027ce849 100644
--- a/hw/gt64xxx.c
+++ b/hw/gt64xxx.c
@@ -330,36 +330,33 @@ static void gt64120_writel (void *opaque, target_phys_addr_t addr,
case GT_PCI0M0LD:
s->regs[GT_PCI0M0LD] = val & 0x00007fff;
s->regs[GT_PCI0M0REMAP] = val & 0x000007ff;
- gt64120_pci_mapping(s);
break;
case GT_PCI0M1LD:
s->regs[GT_PCI0M1LD] = val & 0x00007fff;
s->regs[GT_PCI0M1REMAP] = val & 0x000007ff;
- gt64120_pci_mapping(s);
break;
case GT_PCI1IOLD:
s->regs[GT_PCI1IOLD] = val & 0x00007fff;
s->regs[GT_PCI1IOREMAP] = val & 0x000007ff;
- gt64120_pci_mapping(s);
break;
case GT_PCI1M0LD:
s->regs[GT_PCI1M0LD] = val & 0x00007fff;
s->regs[GT_PCI1M0REMAP] = val & 0x000007ff;
- gt64120_pci_mapping(s);
break;
case GT_PCI1M1LD:
s->regs[GT_PCI1M1LD] = val & 0x00007fff;
s->regs[GT_PCI1M1REMAP] = val & 0x000007ff;
- gt64120_pci_mapping(s);
break;
case GT_PCI0IOHD:
+ s->regs[saddr] = val & 0x0000007f;
+ gt64120_pci_mapping(s);
+ break;
case GT_PCI0M0HD:
case GT_PCI0M1HD:
case GT_PCI1IOHD:
case GT_PCI1M0HD:
case GT_PCI1M1HD:
s->regs[saddr] = val & 0x0000007f;
- gt64120_pci_mapping(s);
break;
case GT_ISD:
s->regs[saddr] = val & 0x00007fff;
@@ -373,7 +370,6 @@ static void gt64120_writel (void *opaque, target_phys_addr_t addr,
case GT_PCI1M0REMAP:
case GT_PCI1M1REMAP:
s->regs[saddr] = val & 0x000007ff;
- gt64120_pci_mapping(s);
break;
/* CPU Error Report */